Search Result
Hybrid Design of Pseudo Random Number Generator Using Shift Register FPGA and CMOS VLSI
Dr. M. Rajasekhar, R.Prathyusha, A.Hemasri, B.Geethanjali, A.Venkata Dhanalakshmi
Vol-9 Issue-3 June 2022
Download PDF View Abstract Crossref
No. of Downloads: 15 | No. of Views: 321
Hybrid Design of Pseudo Random Number Generator Using Shift Register FPGA and CMOS VLSI
Dr. M. Rajasekhar, R.Prathyusha, A.Hemasri, B.Geethanjali, A.Venkata Dhanalakshmi
Vol-9 Issue-3 June 2022
Download PDF View Abstract Crossref
No. of Downloads: 15 | No. of Views: 321
Hybrid Design of Pseudo Random Number Generator Using Shift Register FPGA and CMOS VLSI
Dr. M. Rajasekhar, R.Prathyusha, A.Hemasri, B.Geethanjali, A.Venkata Dhanalakshmi
Vol-9 Issue-3 June 2022
Download PDF View Abstract Crossref
No. of Downloads: 15 | No. of Views: 321
Hybrid Design of Pseudo Random Number Generator Using Shift Register FPGA and CMOS VLSI
Dr. M. Rajasekhar, R.Prathyusha, A.Hemasri, B.Geethanjali, A.Venkata Dhanalakshmi
Vol-9 Issue-3 June 2022
Download PDF View Abstract Crossref
No. of Downloads: 15 | No. of Views: 321
Index Copernicus Value (ICV): 74.41
IJIREM is a member of the prestigious CrossRef. Each of the IJIREM articles has its unique DOI reference. Learn more
ISSN(online) for IJIREM Digital Library is 2350-0557 Learn more
